


Sandy Bridge Die Layout (Estimated)



4 CPU cores
2 GPU cores
6MB L3 Cache
PCI Express Gen2 20 Lanes

32 nm Process
?M transistors
22x mm²?
TDP 95/65W