


# Larrabee x86 Core Block Diagram



In-order x86 scalar core  
Separate scalar and vector units  
Separate scalar and vector registers  
Vector unit: 16 32-bit ops/clock  
Short execution pipelines  
Fast access from L1 cache  
Direct connection to each core's subset of the L2 cache  
Prefetch instructions load L1 and L2 caches