

Power-Optimized Instruction Fetching

- Slot based micro-architecture for power optimization
- Performance-improved instruction fetch
 - 64KB I-cache, 4-way, 64B cache line size
- Power-optimized RAM organization
- Focus on bubble removal for higher IPC
 - Early split of instructions into Micro-OPs

