

Architectural Improvements

Bigger instruction window For more integer/FP execution throughput (72-entry to 84-entry)

Hardware integer divide

Lower latency FP instructions

Enhanced data prefetching

Faster memory fills and cache state transitions

I/O-based C-states including full processor state save

Enhanced TLB residency for virtualization